Behavioral HDL descriptions are commonly used to capture the high-level functionality of a hardware circuit for simulation and synthesis. The manual process of creating a behavioral description is error prone, so sigdcant effort must be made to verify the correctness of behavioral descriptions. Simulationbased validation and formal verikation are both techniques used to verify correctness. We investigate validation because formal verification techniques are frequently intractable for large designs. The first step toward a behavioral validation technique is the development of a validationfault coverage metric which can be used to evaluate the likelihood of design defect detection with a given test sequence.
I. INTRODUCTION
Design validation by simulation-based techniques is the most common approach to verification due to the computational complexity of formal techniques. Validation entails the generation of a test pattem sequence which is applied to the design during simulation to trigger erroneous behavior. A key problem in behavioral validation is how to measure the quality of test vectors. Unlike in the area of manufacturing testing, there does not yet exist a metric which is widely acceptable by the validation community. Some metrics are taken from software testing, such as statement coverage, branch coverage and path coverage. Statement coverage and branch coverage metrics are overly simplistic and cannot reveal sophisticated hardware description language (HDL) faults. Path coverage is a more stringent metric, however the requirement that all control paths be explored makes this metric very pessimistic.
A validation fault model has been developed at the finite state machine level [l] which assumes that each error affects either a single state transition or a single transition output. A behavioral level fault model has been proposed in Complex hardware systems are commonly described by a behavioral hardware description as a first step in the synthesis process. A design error in a behavioral description must be activated and propagated to a primary output by a test sequence in order to be detected. The activation and propagation of a behavioral design error is associated with a subpath of the control data flow graph which starts with the node where the fault is activated, and ends at a node leading to a primary output. A major difficulty in behavioral validation is the identification of a minimal set of subpaths of the data flow which must be executed to detect all validation faults. Several validation fault coverage metrics have been proposed previously in the area of software testing which identify paths based on their length. For example, statement coverage requires that all statements are executed, effectively executing all paths of length 1. At another extreme, path coverage requires that all paths of maximum length be executed. Path length has been used previously because it limits the complexity of the validation process, but it is only grossly correlated to fault detection. Information embedded in the data flow graph can be used to screen out a large number of unnecessary subpaths, independent of path length.
A large body of research in software testing has studied the use of data flow analysis in this context. The primary goal of data flow analysis is the identification of paths in which a variable is assigned to a value which may be faulty, and that variable is then used to perform an operation. Several test adequacy criteria based on data flow analysis have been developed [6], [7] , [SI, [9] , [lo] based on these ideas. The basic criteria include all definitions criterion, all uses criterion and all definition-use-paths criterion. These criteria are concerned mainly with the simplest type of data flow paths that start with a definition of a variable and end with a use of the same variable. We have adapted some of these techniques for the validation fault coverage analysis of behavioral hardware descriptions. The most significant difference between software and hardware descriptions is the need to model the passage of real time in hardware. This is performed in a behavioral HDL through the use of time-varying signals and concurrency constructs such as the process in VHDL. Data flow analysis for hardware must consider the data flow relationships between multiple processes, and between different instantiations of the same process.
We propose a validation fault coverage metric for behavioral VHDL based on data flow analysis which evaluates the data flow coverage achieved by using a given test pattem sequence. Data flow analysis is an efficient method to reveal design faults. Our approach consists of three steps: First, we generate the flow graph of an HDL description. Second, we select a subset of data flow paths which are required to be executed. Third, the HDL description is simulated with the candidate test patterns to determine the fraction of required subpaths which are executed.
The remainder of this paper is organized as follows: Section 2 introduces our data flow metric for HDL descriptions and presents our approach to evaluate data flow coverage. Section 3 and 4 presents the results and conclusions respectively.
DATA FLOW ANALYSIS FOR HDL DESCRIPTIONS

A. Definition
Data flow analysis for HDL descriptions is concemed with the occurrences of signals and variables in a HDL description. Each signal or variable occurrence in a VHDL description is classified as either a definition occurrence or a use occurrence according the classification in software testing. A definition occurrence of a signal or variable describes a statement where a value is bound to the signal or variable. A use occurrence of a signal or variable describes a statement which refers to the value of the signal or variable. This occurrence information is added to the flow graph representation as a preprocessing step to facilitate data flow analysis. A number of conventions of flow graph models can be used. In the flow graph model we use, each node represents a single statement in the description and edges represent statement execution order. The flow graph represents not only the computation information, but also relative timing and concurrency information using the process statement.
Concurrency adds complexity to data flow analysis of hardware when compared to data flow analysis of sequential software programs.
In general, an HDL description has both concurrent statements (e.g. signal assignment) and sequential statements (e.g. variable assignment), timing information (e.g. X <=' 1' afer 1 ns;), and suspending and resuming control (e.g. "wait" statement, sensitivity list). These features allow complex relationships between operation execution times. For example, a sequential statement executes and finishes instantly, an assignment to a signal X (X <=' 1' after 1 ns;) takes 1 ns to finish, a "wait until" statement takes a variable amount of time to finish. This timing information is unique in an HDL description and must be represented in the flow graph. In a multiple processes description, inter-process communication further complicates the data flow. Since the execution of a process may resume other processes dynamically, a du pair can lie in two different processes, and definition occurrence and use occurrence can take place simultaneously, etc.. All this timing information which is unique to an HDL description must be represented in the flow graph.
Enample 1: This example shows the flow graph of a VHDL description with simple timing information. A signal assignment statement does not finish instantly, it takes some time to complete the assignment. In this example, since no delay time specified in the statements, the assignment will finish at the end of simulation cycle in which each process executes until next "wait" statement. The VHDL description is as follows: Zout is primary output. There are two types of nodes and two types of edges in the graph. The square nodes represents a time point at which statements finish, so we refer square nodes as timing nodes which execute and finish instantly, like sequential statements. The circular nodes are referred as computation nodes, each of which corresponds to a statement in the description. The solid edges in the flow graph represent sequential execution order; the head node of the edge begins to execute after the tail node completely finishes. The dashed edges represent concurrent execution sequence; the head node begins to execute just after the tail node begins to execute and does not finish immediately. In this example, no delay information is given to the assignment statements, so the execution of assignments finish at the end of the current simulation cycle, then go to next "wait" statement. The node "End Simulation Cycle" is a timing node. requires that all du pairs be covered by the test pattems, i.e. every definition to every use of that definition should be exercised. In Figure 1 , there are four du pairs of variable P, (8 + 3), (8 + 5), (10 -+ 3) and (10 -+ 3, and these du pairs are required to be executed by all du pairs metric.
Compared to the path coverage metric, all du pairs coverage has weaker fault detection ability, but requires much smaller number of test cases because du pairs are not redundantly executed. Compared to branch and statement coverage, all du pairs coverage has stronger fault detection ability, but requires more test cases than branch and statement coverage because a du pair may consists of multiple branches and statements. All du pairs coverage represents a tractable tradeoff between test complexity and effectiveness.
B. Validation Fault Assumption
Any validation fault coverage metric must target some set to design faults for detection. The targeted fault set impacts the complexity of the fault metric, as well as the accuracy of the fault metric. Statement coverage assumes the faults occur at a single statement, branch coverage assumes the faults occur at a single branch. In the data flow graph model of a HDL description, a fault can be associated with a set of paths which allow the fault to be detected. All du pairs metric assumes a fault effect occurring at a variable definition may only by propagated by a subset of use nodes. In order to ensure propagation of all faults, all du pairs must be executed.
Example 2 is shown in Figure 2 . The variable X has four du pairs, (2 -+ 7), (2 -+ 13), (4 --t 7) and (4 -+ 13). A fault is injected at node 2, where the correct version of node 2 is "X := 2 * inl;". This fault will affect only du pair (2 + 13), so it can be detected only by the execution of the specific du pair (2 -+ 13) via the highlighted path in the flow graph in Figure 2 . Execution of the other three du pairs can cover all statement and all branches, but cannot detect the fault. This example also illustrates that all du pairs metric is stronger than branch coverage and statement coverage.
C. Approach to all du pairs coverage.
I . Data flow representation. This step is to generate the data flow representation of a HDL description. Timing information should be represented on the flow graph. At this stage, our implementation can only deal with a subset of VHDL language, such as F, CASE, Our approach to all du pairs coverage consists of three steps:
LOOP statements, signal and variable assignments without delay and sensitivity lists. Flow graphs of a single process description is similar to the graph in Figure 1 except the 'wait' node is at the end of the process. A concurrent statement will have a solid edge directed to the 'End Simulation Cycle' node and a dashed edge pointing to the next statement without finishing the current statement. 'wait' statements are the points at which processes suspend and resume, and act as inter-process control points. Sensitivity lists of multiple processes control the execution sequence between the processes. If a signal on the sensitivity list of process B is assigned in process A, the execution of process A will cause the execution of process B. 2. du pairs identification. After generation of the flow graph of a description, all du pairs are identified. There are no du pairs involving input and output signals since inputs cannot be assigned a value and outputs can not be used inside descriptions. In a single process, if there is a definition clear path between a du pair, then this du pair is valid. Note that the outgoing edge of definition node must be a solid edge which means that the definition is complete. In a multiple processes flow graph, a du pair may lie between two processes. To identify these inter-process du pairs, we first find the synchronization points between processes, including a common signals in sensitivity lists. The search for du pairs continues in a similar manner to the single process version by treating the synchronization points as edges between the data flow graphs of the communicating processes. 3. Coverage determination. The behavioral description is simulated with candidate test patterns to determine which du pairs are exercised. Timing information adds difficulties to this step because first execution does not necessarily imply first completion. A du pair is covered only if the definition is complete before its use. To compare statement coverage and all du pairs coverage, we select sufficient pseudo-random test patterns to make the statement coverage close to 1. In the ARMS-COUNTER, BARCODE, BUSARBITER and FIFO examples, the all du pairs coverage is lower than statement coverage which means some test cases are not exercised by test patterns. If faults are in these un-exercised flows, then they cannot be detected by the test patterns. In the TLC example, the coverage of both metrics are 1. This is a special case in which most signals are used only in one statement, so the number of du pairs is close to the number of statements. Therefore when all statements are exercised, the all du pairs are exercised as well.
The average all du pairs coverage over five examples is 0.84 while average statement coverage is 0.99, which means that after statement coverage goal achieved, approximately 16% du pairs are left unexecuted. Examining these examples, we find that these un-executed du pairs are primarily corner cases associated with hard-to-test design faults. For example, in the FIFO benchmark, the case in which the read signal is asserted after the reset signal is asserted is ignored by the statement coverage metric. Since this case is associated with a du pair, the all du pair metric reflects that this case is executed.
IV. SUMMARY
We use data flow testing techniques to define a fault coverage metric which enables efficient evaluation of test patterns for behavioral hardware validation. The use of the all du pairs metric is based on data flow analysis and shows strong potential in examining data flow faults. However, more investigation is needed to identify infeasible du pairs, and to consider observability issues on long data flow paths. We provide all du pairs coverage results for several VHDL benchmarks to demonstrate the utility of the approach.
